

JENKINS  
WILSON  
& TAYLOR

patent attorneys

August 14, 2003



I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on August 14, 2003.

*Gayle W. Chaney*  
Gayle W. Chaney  
Date of Signature: 8-14-03

RICHARD E. JENKINS

JEFFREY L. WILSON

ARLES A. TAYLOR, JR.

DAVID P. GLOEKLER

GREGORY A. HUNT

E. ERIC MILLS

BENTLEY J. OLIVE

CHRIS PERKINS, PH.D.\*

JAMES DALY IV, PH.D.\*\*

OF COUNSEL  
SOROJINI BISWAS

\*LICENSED ONLY IN CA

\*\*LICENSED ONLY IN KY

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Re: U.S. Patent Application Serial No. 10/615,100 for  
VITERBI DECODER  
Our Ref. No. 1406/153

Sir:

Please find enclosed in connection with the subject U.S. patent application the following documents:

1. Information Disclosure Statement (1 page);
2. Form PTO-1449 (1 page) in duplicate;
3. Copies of cited references (7 references); and
4. A return-receipt postcard to be returned to us with the U.S. Patent and Trademark Office filing stamp thereon.

The Commissioner is hereby authorized to charge any fees associated with the filing of this correspondence to Deposit Account No. **50-0426**.

Respectfully submitted,

JENKINS, WILSON & TAYLOR, P.A.

Richard E. Jenkins  
Registration No. 28,428

REJ/gwc  
Enclosures

Customer No. 25297

tel 919.493.8000  
fax 919.419.0383

Jenkins, Wilson & Taylor, P.A.  
JenkinsWilsonTaylor.com

University Tower, Suite 1400 | 3100 Tower Boulevard | Durham, North Carolina 27707



I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on August 14, 2003

PATENT

Gayle W. Chaney  
Date of Signature

Gayle W. Chaney  
8-14-03

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Mario Traeber

Group Art Unit: Not Assigned

Serial No.: 10/615,100

Examiner: Not Assigned

Filed: July 8, 2003

Docket No.: 1406/153

Confirmation No.: Not Assigned

For: VITERBI DECODER

\*\*\*\*\*

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. 1.56, 1.97, and 1.98, applicants' undersigned attorney brings to the attention of the Patent and Trademark Office the documents listed on the attached form PTO-1449. Copies of the references as well as Form PTO-1449 are attached hereto. This is not to be construed as a representation that a search has been made or that a reference is relevant merely because cited.

Early passage of the subject application to issue is earnestly solicited.

Although it is believed that no fee is due, the Commissioner is hereby authorized to charge any fees associated with the filing of this Information Disclosure Statement to Deposit Account No. 50-0426.

Respectfully submitted,

JENKINS, WILSON & TAYLOR, P.A.

Date:

8-14-03


By:

Richard E. Jenkins  
Richard E. Jenkins  
Registration No. 28,428

REJ/gwc

Enclosures


Customer No. 25297

<b>FORM PTO-1449</b> U.S. Department of Commerce Patent and Trademark Office				Attorney Docket No. 1406/153		Serial No. 10/615,100	
List of Documents Cited by Applicant				Applicant(s): Mario Traeber			
				Filing Date: July 8, 2003		Group	
<b>U.S. PATENT DOCUMENTS</b>							
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing date if Appropriate
	1.	6,209,209 B1	03/27/2001	Hori et al.			
<b>FOREIGN PATENT DOCUMENTS</b>							
		Document Number	Date	Country	Name of Patentee or Applicant	Translation Yes   No	
	2.	197 42 958 A1	04/29/1999	Germany	Siemens AG	No	
	3.	2000 059 238	02/25/2000	Japan	Mitsubishi Electric Corp.	Yes (Abstract Only)	
<b>OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)</b>							
	4.	Shafiee, H. et al., "A Reduced-Complexity Trellis Search Decoding Algorithm for Extended Class IV Partial Response Systems," <u>IEEE International Conference on Communications</u> , Vol. 4, pp. 120-124 (June 14, 1992).					
	5.	Shieh, Ming-Der et al., "Efficient Management of In-Place Path Metric Update And Its Implementation for Viterbi Decoders," <u>IEEE International Symposium on Circuits and Systems</u> , Vol. 4, pp. 449-452 (May 31, 1998).					
	6.	Shung, C. Bernard et al., "VLSI Architectures for Metric Normalization in the Viterbi Algorithm," <u>IEEE International Conference on Communications</u> , Vol. 4, pp. 1723-1728 (April 15, 1990).					
	7.	Tsui, Chi-ying et al., "Low Power ACS Unit Design for the Viterbi Decoder," <u>IEEE International Symposium on Circuits and Systems</u> , pp. 137-140 (May 30, 1999).					

EXAMINER \_\_\_\_\_

DATE CONSIDERED \_\_\_\_\_

\*Examiner Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FORM PTO-1449 U.S. Department of Commerce Patent and Trademark Office				Attorney Docket No. 1406/153		Serial No. 10/615,100	
List of Documents Cited by Applicant				Applicant(s): Mario Traeber			
				Filing Date: July 8, 2003		Group	
<b>U.S. PATENT DOCUMENTS</b>							
Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing date if Appropriate
	1.	6,209,209 B1	03/27/2001	Hori et al.			
<b>FOREIGN PATENT DOCUMENTS</b>							
		Document Number	Date	Country	Name of Patentee or Applicant	Translation Yes   No	
	2.	197 42 958 A1	04/29/1999	Germany	Siemens AG	No	
	3.	2000 059 238	02/25/2000	Japan	Mitsubishi Electric Corp.	Yes (Abstract Only)	
<b>OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)</b>							
	4.	Shafiee, H. et al., "A Reduced-Complexity Trellis Search Decoding Algorithm for Extended Class IV Partial Response Systems," <u>IEEE International Conference on Communications</u> , Vol. 4, pp. 120-124 (June 14, 1992).					
	5.	Shieh, Ming-Der et al., "Efficient Management of In-Place Path Metric Update And Its Implementation for Viterbi Decoders," <u>IEEE International Symposium on Circuits and Systems</u> , Vol. 4, pp. 449-452 (May 31, 1998).					
	6.	Shung, C. Bernard et al., "VLSI Architectures for Metric Normalization in the Viterbi Algorithm," <u>IEEE International Conference on Communications</u> , Vol. 4, pp. 1723-1728 (April 15, 1990).					
	7.	Tsui, Chi-ying et al., "Low Power ACS Unit Design for the Viterbi Decoder," <u>IEEE International Symposium on Circuits and Systems</u> , pp. 137-140 (May 30, 1999).					

EXAMINER \_\_\_\_\_

DATE CONSIDERED \_\_\_\_\_

\*Examiner Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.